New Circuit
TH
thakar
·
Created Sep 16, 2026
·
Updated Sep 16, 2026
Preview will appear once the owner saves the schematic
Details
Components
—
Schematic
Netlist only
Simulation
Transient analysis
Copies
Not copied yet
Tags
No tags yet.
About this circuit
The author hasn't added a description yet.
Components used
No component metadata available.
SPICE netlist
* GNSS Antenna Eval Board - Bias-Tee / RF-DC Diplexer * J1 = RF (SMA), J2 = RF+DC combined (SMA), J3 = DC (BNC) * Node map: rf_in -> [C1||C2] -> mid(=J2) -> [R1||L1] -> n1 * -> [R2||L2] -> n2 -> [R3||L3] -> n3 -> [R4||L4] -> dc_out(=J3) * Each rung node (n1,n2,n3) has an R+C series snubber to ground. * ---- Port 1: RF (J1), 50 ohm source ---- Vrf rf_in 0 AC 1 DC 0 Rs1 rf_in rf_in_s 50 * ---- DC block: C1 || C2 ---- C1 rf_in_s mid 27n C2 rf_in_s mid 27n * ---- Port 2: RF+DC combined (J2), termination on node "mid" ---- Rload2 mid 0 50 * ---- Stage 1 ---- R1 mid n1 1.5k L1 mid n1 330n R5 n1 s1 1.5k C3 s1 0 1p * ---- Stage 2 ---- R2 n1 n2 1.5k L2 n1 n2 910n R6 n2 s2 1.5k C4 s2 0 10p * ---- Stage 3 ---- R3 n2 n3 1.5k L3 n2 n3 18u R7 n3 s3 1.5k C5 s3 0 10n * ---- Stage 4 / Port 3: DC (J3) ---- R4 n3 dc_out 5.11k L4 n3 dc_out 470u Rload3 dc_out 0 50 * ---- AC sweep: 1 kHz to 6 GHz ---- .ac dec 50 1k 6G .end
Try this circuit yourself
Free to get started. No download — runs in your browser with a full SPICE engine.