New Circuit

Components used

SPICE netlist

* **************************************************
* Generated from CircuitSim Schematic
**************************************************
X_C1 N1 0 POLARIZED_CAPACITOR C=760u RLEAK=10meg ISREV=1e-12 NREV=1.8 RSREV=0.2
R_TH1 N4 N5 'max(1m,32*exp(1*3950*(1/(25+273.15)-1/(25+273.15))))'
xU1 N4 N3 N1 0 DF1510SVSH_5da4199e
V_V1 N5 N3 dc 0 ac 1 0 distof1 0 0 distof2 0 0 sin ( 0 230 50 0 0 0 )
E_VP1 VP1 0 N3 0 1
E_VP2 VP2 0 N4 0 1
E_VP3 VP3 0 N1 0 1

**************************************************
* Models and supporting definitions follow
**************************************************
.SUBCKT POLARIZED_CAPACITOR P N PARAMS: C=10u RLEAK=10Meg ISREV=1e-12 NREV=1.8 RSREV=0.2
    C1 P N {C}
    RLEAK P N {RLEAK}
    .model PCAPREV D(IS={ISREV} N={NREV} RS={RSREV})
    DREV N P PCAPREV
.ENDS POLARIZED_CAPACITOR
.subckt DF1510SVSH_5da4199e T0 T1 T2 T3
    XADAPTER T0 T1 T2 T3 DF1510SVSH_5da4199e_SOURCE
.ENDS DF1510SVSH_5da4199e
.model DF1510SVSH_5da4199e_Legd d is = 3.25763E-007 n = 2.3017 rs = 0.0343186
+ eg = 1.11 xti = 3
+ cjo = 8.20252E-011 vj = 0.300103 m = 0.424464 fc = 0.5
+ tt = 2.88539E-006 bv = 1100 ibv = 0.05 af = 1 kf = 0
**********************************
* Model created by *
* Uni.Dipl.-Ing. Arpad Buermen *
* arpad.burmen@ieee.org *
* Copyright: *
* Thomatronik GmbH, Germany *
* info@thomatronik.de *
**********************************
* February 2001
* SPICE3
* Nodes 1 and 2: AC input
* Nodes 3 and 4: +/- DC output
.subckt DF1510SVSH_5da4199e_SOURCE 1 2 3 4
    d1 1 3 DF1510SVSH_5da4199e_Legd
    d2 2 3 DF1510SVSH_5da4199e_Legd
    d3 4 1 DF1510SVSH_5da4199e_Legd
    d4 4 2 DF1510SVSH_5da4199e_Legd
.ENDS DF1510SVSH_5da4199e_SOURCE

**************************************************
* Simulation settings
**************************************************
.tran 400u 100m 0 400u
.save V(VP1) V(VP2) V(VP3)
.end