2_1_1_Diodenkennlinie

Components used

SPICE netlist

* **************************************************
* Generated from CircuitSim Schematic
**************************************************
D_D1 N3 0 Param1N41482_b2f33485
V_U0 N2 0 dc 1 ac 0 0 distof1 0 0 distof2 0 0
V_IF N2 N3 0

**************************************************
* Models and supporting definitions follow
**************************************************
.model Param1N41482_b2f33485 d(IS=6.89131e-09 RS=0.636257 N=1.82683 EG=1.15805 XTI=0.518861 BV=80 IBV=0.0001 CJO=9.99628e-13 VJ=0.942987 M=0.727538 FC=0.5 TT=4.33674e-09 KF=0 AF=1)

**************************************************
* Simulation settings
**************************************************
.options rshunt=1e12
.dc V_U0 0 3 0.1
.save I(V_IF)
.end