5_1_1_Lineares_Netzteil

FE

feslehrer

·

Created Sep 23, 2026

·

Updated Sep 23, 2026

Schematic preview for 5_1_1_Lineares_Netzteil
Details

Components

7


Schematic

Yes


Simulation

Transient analysis


Copies

1

Tags

No tags yet.

About this circuit

The author hasn't added a description yet.

Components used

Components used
7 components
NameManufacturerMPNCountType

DF1510S

Vishay

DF1510S-E3/77

1

Official

Fuse

Generic

1

Official

LM7805

Texas Instruments

LM7805CT

1

Official

Polarized Capacitor

Generic

1

Official

Resistor

Generic

1

Official

RMS AC Voltage Source

Generic

1

Official

SPICE netlist

* **************************************************
* Generated from CircuitSim Schematic
**************************************************
* net label L1 joins NET_007::component:node-0b8c0493-edc7-4576-9473-37090fd0ff71:T0 NET_010::node:junction-30e43bbf-0097-4fef-a06c-f1dcff951d7d
* net label N joins NET_008::node:junction-7ef5169c-3e91-4ced-a5b0-9a0fef5d3543 NET_009::node:junction-e14a627a-3808-4d10-9bd2-3c08f49fad9b
X_C1 N8 0 POLARIZED_CAPACITOR C=30u RLEAK=10meg ISREV=1e-12 NREV=1.8 RSREV=0.2
X_F1 N6 N5 FUSEVIRTUAL_1d9c8cf9 IMAX=1
R_Load N2 0 1K
X_T1 N5 0 N4 N3 Param1P1S_e1d792b5 PTurns=20 PNegativePolarity=0 STurns=1 SNegativePolarity=0
xU2 N4 N3 N8 0 DF1510SVSH_5da4199e
xU3 N8 N2 0 LM7805CT_c15d522d
V_Unetz N6 0 dc 0 ac 1 0 distof1 0 0 distof2 0 0 sin ( 0 {230*1.414213562} 50 0 0 0 )
E_VP1 VP1 0 N4 N3 1
E_VP2 VP2 0 N8 0 1
E_VP3 VP3 0 N2 0 1

**************************************************
* Models and supporting definitions follow
**************************************************
.SUBCKT POLARIZED_CAPACITOR P N PARAMS: C=10u RLEAK=10Meg ISREV=1e-12 NREV=1.8 RSREV=0.2
    C1 P N {C}
    RLEAK P N {RLEAK}
    .model PCAPREV D(IS={ISREV} N={NREV} RS={RSREV})
    DREV N P PCAPREV
.ENDS POLARIZED_CAPACITOR
* Stateful over-current fuse equivalent
.subckt FUSEVIRTUAL_1d9c8cf9 port1 port2 params: IMAX=1
    VSENSE port1 SENSE 0
    BFUSE SENSE port2 I=V(SENSE,port2)/(V(TRIP)>0.5 ? 10Meg : 1e-4)
    CTRIP TRIP 0 1u IC=0
    BTRIP 0 TRIP I=(time>0 && abs(I(VSENSE))>IMAX ? 1 : 0)
    RSTATE TRIP 0 1T
.ends FUSEVIRTUAL_1d9c8cf9
.model Resistor_1d9c8cf9a r(tc1=0 tc2=0 tnom=27)
.subckt Param1P1S_e1d792b5 p1pos p1neg s1pos s1neg params: PTurns=10 PNegativePolarity=0 STurns=1 SNegativePolarity=0
    .param PTurnsEffective = {PTurns * ((PNegativePolarity < 0.5) ? 1 : -1)}

    .param STurnsEffective = {STurns * ((SNegativePolarity < 0.5) ? 1 : -1)}

    G1 p1pos p1neg value={-1/PTurnsEffective*(STurnsEffective*I(Es1))}
    Es1 s1pos s1neg value={V(p1pos,p1neg)*STurnsEffective/PTurnsEffective}
.ENDS
.subckt DF1510SVSH_5da4199e T0 T1 T2 T3
    XADAPTER T0 T1 T2 T3 DF1510SVSH_5da4199e_SOURCE
.ENDS DF1510SVSH_5da4199e
.model DF1510SVSH_5da4199e_Legd d is = 3.25763E-007 n = 2.3017 rs = 0.0343186
+ eg = 1.11 xti = 3
+ cjo = 8.20252E-011 vj = 0.300103 m = 0.424464 fc = 0.5
+ tt = 2.88539E-006 bv = 1100 ibv = 0.05 af = 1 kf = 0
**********************************
* Model created by *
* Uni.Dipl.-Ing. Arpad Buermen *
* arpad.burmen@ieee.org *
* Copyright: *
* Thomatronik GmbH, Germany *
* info@thomatronik.de *
**********************************
* February 2001
* SPICE3
* Nodes 1 and 2: AC input
* Nodes 3 and 4: +/- DC output
.subckt DF1510SVSH_5da4199e_SOURCE 1 2 3 4
    d1 1 3 DF1510SVSH_5da4199e_Legd
    d2 2 3 DF1510SVSH_5da4199e_Legd
    d3 4 1 DF1510SVSH_5da4199e_Legd
    d4 4 2 DF1510SVSH_5da4199e_Legd
.ENDS DF1510SVSH_5da4199e_SOURCE
.subckt LM7805CT_c15d522d T0 T1 T2
    XADAPTER T0 T1 T2 LM7805CT_c15d522d_SOURCE
.ENDS LM7805CT_c15d522d
.MODEL LM7805CT_c15d522d_DMOD1 D
.MODEL LM7805CT_c15d522d_RQIX R TC1=-0
.MODEL LM7805CT_c15d522d_RSET R TC1=1e-05 TC2=-1.5005e-06
.MODEL LM7805CT_c15d522d_RISC R TC1=-0.0025
.subckt LM7805CT_c15d522d_SOURCE 3 1 2
    **************************************
    * Model Generated by MODPEX *
    *Copyright(c) Symmetry Design Systems*
    * All Rights Reserved *
    * UNPUBLISHED LICENSED SOFTWARE *
    * Contains Proprietary Information *
    * Which is The Property of *
    * SYMMETRY OR ITS LICENSORS *
    **************************************
    *node 1: VREG (OUTPUT)
    *node 2: Ground (Common)
    *node 3: Line Voltage
    ECCX 131 2 135 2 1.0
    VXX 133 2 DC 0
    FSET6 2 135 VSENS2 1
    FPP 3 2 VXX 1.0
    R_YY 31 2 1e6
    R_XX 15 2 1e8
    R_ZZ 36 2 1e6
    R_QQ 65 2 1e8
    RXX 1 2 1e8
    VSENS1 10 1 DC 0
    ISET 2 15 DC 1e-3
    DON1 15 16 LM7805CT_c15d522d_DMOD1
    VSENS2 16 19 DC 0
    DON2 15 17 LM7805CT_c15d522d_DMOD1
    EON2 18 2 3 2 1
    FYY 3 2 VSENS1 1
    DON3 15 27 LM7805CT_c15d522d_DMOD1
    VDROP3 28 27 DC 2
    EON3 28 2 3 2 4
    ELINE 13 42 66 2 1
    FSET2 2 36 VSENS2 1
    DSC1 36 35 LM7805CT_c15d522d_DMOD1
    RCL1 36 37 10
    DSC2 37 38 LM7805CT_c15d522d_DMOD1
    ESCCON 38 39 30 2 1
    VSCCON 39 40 DC 0
    FSC 19 2 VSCCON 1
    FSET3 2 31 VSENS2 1
    DOV1 31 32 LM7805CT_c15d522d_DMOD1
    EOV1 32 2 3 1 1
    DOV2 31 33 LM7805CT_c15d522d_DMOD1
    ISET4 2 30 DC 1e-3
    ELOAD 41 2 77 2 -1
    ERIPPLE 42 41 72 2 1
    EREF 12 13 19 2 1
    E3 52 2 3 2 1
    CBYPS 54 2 0.001
    VORB 54 60 DC 0
    RB 60 2 1e3
    RBR 72 2 1000
    CBS2 52 71 1
    RSTEP 77 2 1
    FRB 2 65 VORB 1
    DRB2 65 67 LM7805CT_c15d522d_DMOD1
    VXRB 67 68 DC -1
    EXRB 68 2 1 2 1
    DRB1 65 66 LM7805CT_c15d522d_DMOD1
    RB1 66 2 1000
    *-- DMOD1 DEFAULT PARAMETERS
    *IS=1e-14 RS=0 N=1 TT=0 CJO=0
    *VJ=1 M=0.5 EG=1.11 XTI=3 FC=0.5
    *KF=0 AF=1 BV=inf IBV=1e-3 TNOM=27
    EXX 132 131 3 131 0.0444444
    RST6 135 2 10000
    RIQX 133 132 2222.22 LM7805CT_c15d522d_RQIX
    RSET 19 2 5000 LM7805CT_c15d522d_RSET
    RS1 10 12 0.0075
    VDROPX 18 17 1.46
    HSENSE1 35 2 VSENS1 4.16667
    RISC 30 2 10000 LM7805CT_c15d522d_RISC
    ROV 34 2 20000
    VOV 33 34 10
    EOV2 2 40 34 2 0.291667
    FIQD 3 2 VSENS1 0.0003
    RY 52 54 5e+06
    RA 72 73 2162.75
    RYR 71 72 9.999e+06
    CRA 52 73 1.59136e-11
    HSTEP 76 2 VSENS1 1
    CSTEP 76 77 6e-06
.ENDS LM7805CT_c15d522d_SOURCE

**************************************************
* Simulation settings
**************************************************
.tran 20u 0.08 0 20u
.save V(VP1) V(VP2) V(VP3) v(x_F1.trip)
.end

Try this circuit yourself

Free to get started. No download — runs in your browser with a full SPICE engine.