Delayed Buffer
CI
CircuitSim
·
Created Oct 3, 2026
·
Updated Oct 3, 2026
Preview will appear once the owner saves the schematic
Details
Components
6
Schematic
Yes
Simulation
Transient analysis
Copies
Not copied yet
About this circuit
An RC network between two CMOS inverters creates a measurable propagation delay without changing the final logic polarity.
Components used
Components used
6 components
NameManufacturerMPNCountType
Try this circuit yourself
Free to get started. No download — runs in your browser with a full SPICE engine.